SherbyNet - /page/wikibook/entry.mu

Micron Document

`:top

`!RIPAC`! was a `F33f`_`[VLSI`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=VLSI]`_`f single-chip `F33f`_`[microprocessor`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Microprocessor]`_`f designed for automatic recognition of the `F33f`_`[connected speech`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Connected_speech]`_`f, one of the first of this use.

The project of the microprocessor RIPAC started in 1984.`:cite-ref-1[`F5bf`_`[1`#cite-note-1]`_`f] RIPAC was aimed to provide efficient real-time `F33f`_`[speech recognition`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Speech_recognition]`_`f services to the italian telephone system provided by `F33f`_`[SIP`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Società_Italiana_per_l'Esercizio_Telefonico]`_`f. The microprocessor was presented in September 1986 at `F33f`_`[The Hague`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=The_Hague]`_`f (Netherlands) at `F33f`_`[EUSPICO`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=European_Association_for_Signal_Processing]`_`f conference. It was composed of 70.000 transistors and structured as `F33f`_`[Harvard architecture`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Harvard_architecture]`_`f.

The name RIPAC is the acronym for "Riconoscimento del PArlato Connesso", that means "Recognition of the connected speech" in Italian. The microprocessor was designed by the Italian companies `F33f`_`[CSELT`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=CSELT]`_`f and `F33f`_`[ELSAG`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Leonardo_(company)]`_`f and was produced by `F33f`_`[SGS`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=STMicroelectronics]`_`f: a combination of `F33f`_`[Hidden Markov Model`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Hidden_Markov_Model]`_`f and `F33f`_`[Dynamic Time Warping`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Dynamic_Time_Warping]`_`f algorithms was used for processing speech signals. It was able to do real-time speech recognition of Italian and many languages with a good affordability. The chip, issued by U.S. Patent No. 4,907,278, worked at first run.`:cite-ref-2[`F5bf`_`[2`#cite-note-2]`_`f]

>>Contents

• `F0af`_`[References`#references]`_`f

• `F0af`_`[Bibliography`#bibliography]`_`f

-─

>>References

`:cite-note-1`!1.`! `F0af`_`[↑`#cite-ref-1]`_`f `:citerefcesare-mossotto2011`aCesare Mossotto (2011). "Centro studi e laboratori telecomunicazioni (CSELT)". In Cantoni, Virginio; Falciasecca, Gabriele; Pelosi, Giuseppe (eds.). `*Storia delle telecomunicazioni, Vol. 1`* (in Italian). Firenze University Press. p. 394. `F33f`_`[ISBN`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=ISBN_(identifier)]`_`f 978-88-6453-243-1.

`:cite-note-2`!2.`! `F0af`_`[↑`#cite-ref-2]`_`f `:citereflicciardipaolinitassotorielli1989`aLicciardi, L.; Paolini, M.; Tasso, R.; Torielli, A.; Cecinati, R. (May 1989). "RIPAC: A VLSI processor for speech recognition". `*1989 Proceedings of the IEEE Custom Integrated Circuits Conference`*. pp. 20.6/1–20.6/4. `F33f`_`[doi`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=Doi_(identifier)]`_`f:10.1109/CICC.1989.56798. `F33f`_`[S2CID`:/page/wikibook/entry.mu`zim=wikipedia_en_all_nopic_2025-08.zim|entry_path=S2CID_(identifier)]`_`f 62563680.

>>Bibliography

• `:citerefcecinaticiaramellalicciardivenuti1989`aCecinati, Riccardo; Ciaramella, Alberto; Licciardi, Luigi; Venuti, Giovanni (1989). "Implementation of a dynamic time warp integrated circuit for large vocabulary isolated and connected speech recognition". `*First European Conference on Speech Communication and Technology, EUROSPEECH 1989, Paris, France, September 27-29, 1989`*. ISCA: 1565–1568.

• `:citerefcecinaticiaramellavenutivicenzi1987`aCecinati, Riccardo; Ciaramella, Alberto; Venuti, Giovanni; Vicenzi, Cesare (1987). "A Custom Integrated Circuit with Dynamic Time Warping for Speech Recognition". `*CSELT Technical Reports`*. `!15`! (1).

• R. Cecinati, A. Ciaramella, L. Licciardi, M. Paolini, R. Tasso, & G. Venuti (1990). U.S. Patent No. 4,907,278. Washington, DC: U.S. Patent and Trademark Office.

`c`F0af`_`[↑ Back to top`#top]`_`f`a